Experiment 1

THE BASIC LOGIC GATES

Name: ____________________________________ Section: _____________

Professor: ________________________________ Date: ________________

DURATION: 3 Hours

OBJECTIVES:

 To become familiar with the pin configurations of TTL basic logic gates.
 To study the actual operations of Inverter, OR, and AND gates.

BACKGROUND:

The three basic decision-making elements are the Inverter, OR, and AND gates.
The Inverter gate or also known as NOT Gate is the simplest logical element that has
one input and one output terminal. The output of an Inverter gate is the complement of
the input. For example, a logic 1 (HIGH) input will give logic 0 (LOW) output. On the
other hand, a logic 0 (LOW) input will give logic 1 (HIGH) output.

The AND gate is a logic circuit that has two or more inputs and a single output.
The operation of the gate is such that the output of the gate is a binary 1. If any one or
more inputs are at binary 0 the output will be binary 0. The AND gate is a control circuit
whose output is a binary 1 only when all inputs to the gate are in the binary state at the
same time.

The other basic logic element is called OR gate. Like the AND gate, it can have
two or more inputs and single output. Its operation is such that the output is a binary 1 if
any one or all inputs are binary 1. The output is binary 0 only when both inputs are
binary 0

1
MATERIALS/EQUIPMENT:

7404 Hex Inverter Gate - 1 piece

7408 AND Gate - 1 piece
7432 OR Gate - 1 piece
7411 Triple-Input AND Gate - 1 piece
LED - 1 piece
Resistor (1/4W) 360 Ohm - 1 piece
Breadboard - 1 piece
Long nose - 1 piece
Flier - 1 piece
Connecting Wires - 1 set
Power Supply - 1 set

PROCEDURE:

Part 1: Examining the Basic Operations of an Inverter Gate

a. Using 74LS04 hex Inverter IC, construct the Inverter circuit shown in
Figure 1.1.

( INPUT ) V CC
A 5V

U1
R1 1A VCC
1Y 6A
2A 6Y
360Ω 2Y 5A
5% 3A 5Y
3Y 4A
OUTPUT LE D 1 GND 4Y

74LS 04N

Figure 1.1: Inverter

Note: The equivalent Logic Diagram of circuit shown above (Figure 1.1) is
shown in Figure 1.2.

2
J1
PIN

INPUT Terminal

1 2
R1
360R
74LS04

D1 OUTPUT
LED

J2
PIN
GROUND

Figure 1.2: Logic Diagram of Single Inverter Circuit

b. Supply the input terminal A with logic 0.

c. Observe the conditions of LED1.

Note: If the LED1 has lit, it corresponds to logic 1 or HIGH. Otherwise it is

logic 0 or LOW.

d. Record the output or condition of LED1 in Table 1.1.

e. Change the supplied Input with logic 1. Repeat procedure c.

Table 1.1: NOT Gate Operation

A (Input) Y (Output LED1)

0
1

3
Part 2: Examining the Basic Operations of OR Gate

a. Construct the circuit shown in Figure 1.3.

(INPUTS)
VCC
B A
5V

U1
1A VCC
R1 1B 4B
1Y 4A
2A 4Y
360Ω 2B 3B
5% 2Y 3A
GND 3Y

OUTPUT LED 1 74LS32N

Figure 1.3: Two-Input OR Gate

Note: The equivalent Logic Diagram of circuit shown above (Figure 1.3) is
shown in Figure 1.4.

INPUTS
J2 J1
PIN PIN

U1:A
1 R1
3
2
360R
74LS32

D1OUTPUT
LED

Ground
J3
PIN

Figure 1.4: Two-Input OR Gate

4
b. Supply the input terminals A and B with the logical combinations shown in
Table 1.2. Observe the conditions of LED1 and record it in Table 1.2.

Table 1.2: OR Gate

A (Input) B (Input) Y (Output LED1)

0 0
0 1
1 0
1 1

Part 3: Examining the Basic Operation of 7408 AND Gate

a. Construct the circuit shown in Figure 1.5.

( INPUTS )
V CC
A B
5V

U1
1A VCC
R1 1B 4B
1Y 4A
2A 4Y
360Ω 2B 3B
5% 2Y 3A
GND 3Y
OUTPUT LE D 1
74LS 08N

Figure 1.5: Two-Input AND Gate

Note: The equivalent Logic Diagram of circuit shown above (Figure 1.5) is
shown in Figure 1.6.

5
INPUTS
J2 J1
PIN PIN

U1:A
1 R1
3
2
360R
7408

D1OUTPUT
LED

Ground
J3
PIN

Figure 1.6: Two-Input AND Gate

b. Supply the input terminals A and B with logic combination shown in Table 1.3.
Observe the conditions of LED1 and record it in Table 1.3.

Table 1.3: AND Gate

A (Input) B (Input) Y (Output LED1)

0 0
0 1
1 0
1 1

6
Part 4: Multiple Input AND Gate

a. Construct the circuit shown in Figure 1.7.

( INPUTS )
VCC
A B C
5V

U1
1A VCC
1B 1C R1
2A 1Y
2B 3C
2C 3B 360Ω
2Y 3A 5%
GND 3Y

74LS11D OUTPUT LED 1

Figure 1.7: Triple-Inputs AND Gate

Note: The equivalent Logic Diagram of circuit shown above (Figure 1.7) is
shown in Figure 1.8.

INPUTS
J4 J2 J1
PIN PIN PIN

U1:A
1 R1
2 12
13
360R
7411

D1OUTPUT
LED

Ground
J3
PIN

Figure 1.8: Triple-Input AND Gate

7
b. Supply the input terminals A, B, and C with logic combination shown in
Table 1.4. Observe the conditions of LED1 and record it in Table 1.4.

Table 1.4: Triple-Input AND Gate

A (Input) B (Input) C (Input) Y (Output LED1)

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

Part 5: Combinational Logic Circuit

a. Construct the AND-OR combinational circuit shown in Figure 1.9.

INPUTS
J4 J2 J1
PIN PIN PIN

A B C
U1:A
1 U2:A
3 1 Y
2 3
R1
2
360R
7408
7432

D1 OUTPUT
LED

Ground
J3
PIN

Figure 1.9: AND-OR Combination

8
b. Determine the output of combinational circuit shown in Figure 1.9 at different
input states given in Table 1.5.

Table 1.5: AND-OR Combination

A (Input) B (Input) C (Input) Y (Output LED1)

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

c. Construct the AND-OR-NOT combinational circuit shown in Figure 1.10.

INPUTS

A B C D
J1 J2 J4 J5
PIN PIN PIN PIN

U1:A
1 U1:B
3 4
2 6
5
7408
7408

U2:B
4 R1360R
U2:A U3:A 6
1 5
3 1 2
2 74LS32

74LS32
7404 U1:C
9
8 OUTPUT D1
10 LED

U3:B 7408

3 4

7404 Ground
J3
PIN

Figure 1.10: AND-OR-NOT Combination

9
d. Determine the output of combinational circuit shown in Figure 1.10 at different
input states given in Table 1.6.

Table 1.6: AND-OR-NOT Combinational Circuit

A (Input) B (Input) C (Input) D (Input) Output LED

0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1

10
Part 6: Self Assessment. Encircle your answer.

1. The output of two input OR Gate is LOW if:

a. all inputs are HIGH c. either input is LOW e. cannot be determined
b. all inputs are LOW d. either input is HIGH

2. The output of 7411 Triple-Input AND Gate is LOW if:

a. all inputs are HIGH c. either input is LOW e. cannot be determined
b. all inputs are LOW d. either input is HIGH

3. If only Two-Input OR Gate is available, how many gates will it take to create
an eight input OR Gate?
a. 2 d. 5
b. 3 e. 6
c. 4 f. 7

4. How many logic gates have a LS7532 OR gate IC?

a. 2 d. 5
b. 3 e. 6
c. 4 f. 7

5. How many logic gates have a LS7408 AND gate IC?

a. 2 d. 5
d. 3 e. 6
e. 4 f. 7

11
Part 7: Assignment. Answer the statements written below and place your
answer in the space provided in each number.

1. Discuss briefly the differences of TTL 74Series, TTL 74LS Series, TTL 74HC
Series, and TTL 74F Series.
______________________________________________________________
______________________________________________________________
______________________________________________________________
______________________________________________________________

2. What specific model of TTL 74Series that has description of, Hex Inverter with
Open-Collector Output? What does the Open-Collector Output means?
______________________________________________________________
______________________________________________________________
______________________________________________________________
______________________________________________________________

3. Using 74LS32 Quad 2-Input Positive OR Gate IC, design a combination logic
circuit to create it as 4-Input OR Gate.
______________________________________________________________
______________________________________________________________
______________________________________________________________
______________________________________________________________

4. Search and study the datasheets of 7400, 7402, 7404, 7408, and 7432.

12
SUMMARY:

________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________

CONCLUSION:

________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
____________________________________________________________________

13
RECOMMENDATION:

________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
______________________________________________________________________
_____________________________________________________________________

REFERENCES:

 Mano, M. (2007). Digital Design 4th ed. Singapore: Pearson Education, Asia.

 Bartee, T. (2004). Computer Architecture and Logic Design. New Jersey: John Wiley &
Sons.

14